The increasing integration of high performance processors and dense circuits in current computing devices has produced high heat flux in localized areas (hot spots) that limits their performance and reliability. To control the hot spots on a CPU, many researchers have focused on active cooling methods such as thermoelectric coolers (TECs) to avoid thermal emergencies. This paper presents the optimized thermoelectric modules on top of the CPU combined with a conventional air-cooling device to reduce the hot spot temperature and at the same time harvest waste heat energy generated by the CPU. To control the temperature of the hot spots, we attach small-sized TECs to the CPU and use thermoelectric generators (TEGs) placed on the rest of the CPU to convert waste heat energy into electricity. This study investigates design alternatives with an analytical model considering the non-uniform temperature distribution based on two-node thermal networks. The results indicate that we are able to attain more energy from the TEGs than energy consumption for running the TECs. In other words, we can allow the harvested heat energy to be reused to power other components and reduce hot spots simultaneously. Overall, the idea of simultaneous hot spot cooling and waste heat harvesting using thermoelectric modules on a CPU is a promising method to control the problem of heat generation and to reduce energy consumption in a computing device.
INTRODUCTION
Current electronic devices generate a large amount of heat when performing computations, and this excessive heat limits their performance and reliability [1, 2] , as shown in Fig. 1 . Thermal management of electronic devices has been widely studied to address the problem. Usually, the maximum temperature of most electric devices has to be controlled below 85°C [3] . With more and more components and circuitry packed into the same area for modern processors, there are more and more hot spots generated. Therefore, advanced cooling becomes a critical issue for avoiding thermal damage in a CPU by the high temperature caused by hot spots [3] [4] [5] [6] . Conventional passive cooling methods such as air-cooling and micro-channel heat sinks may not be sufficient to meet current cooling requirements [3] [4] [5] . Recent studies showed that thermoelectric coolers (TECs) are one of the promising candidates to control high temperatures in electronic system [3] [4] [5] [6] [7] [8] [9] . Therefore, many researchers have focused on active cooling using TECs because of their small size, high reliability and no moving parts (no noise) [3] [4] [5] [6] [7] [8] [9] .
Zhang et al. [4] proposed an approach for cooling high power electronic packages through the optimization of electric currents and cooling configurations. Chein et al. [7] conducted a theoretical analysis on electronic cooling based on air and liquid cooling to demonstrate the maximum cooling capacity conditions. Phelan et al. [8] concluded that only TECs can be used for current and future miniature refrigeration cooling technology for high power microelectronics. Snyder et al. [9] presented embedded thermoelectric cooling (eTECs) for reducing hot spot temperatures.
In addition to cooling, when thermoelectric materials are supplied with a temperature differential, the materials can be used to convert heat energy to electrical energy, known as thermoelectric generators (TEGs). In recent years, advanced thermoelectric materials exhibited a Figure of Merit (ZT) value of about 3 at 550 K [3] . Higher ZT value indicates a higher conversion efficiency. Therefore, TEGs have been widely used for various applications to harvest waste heat energy [10] [11] [12] [13] . Emil et al. [10] proposed a newly developed model for analyzing thermoelectric module properties with experimental validation. Zhou et al. [11] suggested a theoretical method for non-uniform temperature distribution on the die surface in order to accurately estimate the TEG efficiency. Gunawan et al. [12] proposed CuCuSO4-based liquid thermoelectrics for increasing the power generation based on the relatively high Seebeck coefficients in thermogalvanic cells relative to solid-state TEGs. Gould et al. [13] presented an advanced method for both thermoelectric cooling of microelectronic circuits and waste heat harvesting from outside of the heat sink using TEGs in a desktop personal computer. Wu [14] proposed a fundamentally new approach to applying TEGs to tackle the heat management problem. We expand on the approach in [14] here by focusing on both thermoelectric cooling and thermoelectric energy harvesting on CPUs in order to directly deliver the power from the TEGs for running the TECs.
In other words, this paper proposes a newly designed TEG and TEC-based CPU for controlling hotspot temperatures in the CPU as well as harvesting CPU waste heat. We first describe a theoretical method based on thermal network analysis to analyze the CPU temperature [1, 2] and the power generation of the TEGs. Next, we perform experimental measurements to support the theoretical results. From this study, we can reduce overall power consumption for CPU hot spot cooling from harvesting energy using TEGs in the computing devices. 
NOMENCLATURE

THERMAL NETWORK ANALYSIS IN TEG-BASED ELECTRONIC PACKAGING
TEC-based cooling in electronic devices has been increasingly studied by many researchers [3] [4] [5] [6] [7] [8] [9] . However, research about harvesting waste heat energy using TEGs in CPUs is relatively less well studied since the power generation of TEGs in CPUs was shown to be small [11, 13] . In this paper, we theoretically analyze a TEG-based CPU, as shown in Fig. 2 . In this theoretical analysis, a commercially available TEG, which harvests CPU waste heat energy, was considered to determine the performance of the TEG by adding it in the current electronic packaging composed of three components: CPU, thermal paste, and heat sink with an air cooling system. Since current computing devices generally use lidded electronic packaging, in this paper we only considered the lidded architecture [6] . For the theoretical analysis, a two-node thermal network was chosen since it is a simple and accurate way of analyzing the steady state and transient behavior of thermal systems [16, 17] .
The first step in a two-node thermal network analysis of the TEG-based CPU in electronic packaging is to determine the thermal capacitance of the CPU and the heat sink and the thermal resistance of all layers. Those can be derived using Eqs. (1) and (2) and the geometry depicted in Fig C = c p m (1) where C is the thermal capacitance, c p the specific heat, and m the mass. The thermal resistance R is given by
where Rcond is the conduction thermal resistance, Rconv the convection thermal resistance, k the thermal conductivity, h the heat transfer coefficient, which is obtained by the Nusselt number [15] , L the layer thickness, and A the cross-sectional area.
For thermal analysis of a CPU, combining thermal simulation with measurements, such as a performance counter or on-chip thermal sensor has been frequently used [18] . In this paper, the rate of heat input (Q̇C PU ) of the CPU is calculated based on the CPU temperature measured using a performance counter which is a Digital Thermal Sensor (DTS) located in each individual processing core near the hottest spot in the CPU. Equation (3) shows the rate calculation formula. The performance counter is sampled every 100 ms to generate a thermal trace that contains the CPU temperature when an application is running on the CPU core. Using this performance counter, the rate of heat input can be defined as:
where T CPU is the temperature of the CPU, T a the ambient temperature, and R tot the total thermal resistance including all layers in electronic packaging, and is equal to Rtot= RC + RTP + RTEG + RTP + RHS + RCONV.
(a) (b) In other words, Q̇C PU (1W to 5W) is derived from the CPU temperature, which is from the 400.perlbench application. The widely used SPEC2006 CPU benchmark suite is run on the CPU core for our analysis [19] where the ambient temperature was consistently sustained at 30 °C by an air cooling method, and the calculated thermal resistances of all layers based on Eq. (2) are given in Table 1 . 
Finally, in order to theoretically obtain the temperature of the CPU, the resistances R1 and R2 in Fig. 3 (b) are calculated:
Then, the heat flows for each node are defined as Eqs. (5) and (6):
At node one, Q̇C PU is added to the electronic packaging and there is no additional heat input at node two, and Q̇S UB is the downward heat transfer from the CPU to the substrate. The solution of Eqs. (5) and (6), arrived at by taking the derivatives and using homogeneous and particular solutions [16, 17] , yields the temperature of the CPU as:
+T a + R 1 (Q̇C PU − Q̇S UB )
The coefficients (a1 and a2) are obtained by initial conditions. For the initial conditions, 30°C is used for TCPU at the initial time because the initial temperature of the CPU is the same as the constant ambient temperature (30°C) and 0°C/s is used as the derivative of TCPU at the initial time [20] . Most thermal simulations consider vertical heat flow from the CPU to the ambient [5, 6, 10, 11] . However, the heat dissipation from the CPU core to the PCB substrate could be higher than what we expected [21] . Therefore, we calculate and include the downward heat transfer from the CPU to the PCB substrate ( Q̇S UB ) in the theoretical analysis. Based on Eq. (3) with thermal conductivity and temperature of the substrate, 8% of the downward heat transfer is calculated. Then, from Eqs. (3) and (7), the temperature of each layer is obtained.
(a) (b) 
Tmax= 40 ⁰C
In addition, according to the temperature of the hot and cold sides of the TEG, the electric power generation PTEG is calculated as [11] :
where I is the current, Re the electrical resistance, N the number of P/N leg pairs, α the Seebeck coefficient, and ∆T the temperature difference between the hot and cold sides of the TEG. The temperature difference across the TEG is about 38°C, which is determined by the temperature of the hot and cold sides of a TEG, as shown in Fig. 4 (a) and the electrical resistance is derived by Re =2ρL/A, where ρ is the electrical resistivity. Also, the number of P/N leg pairs (N=81) is used to obtain the maximum power generation of the TEG, which is 0.08W when the maximum temperature difference between the hot and cold sides is about 38 °C as shown in Fig. 4 (b) . In order to validate the theoretical result, an experimental measurement was conducted.
EXPERIMENTAL MEASUREMENTS
Temperature Measurement Validation
In order to confirm the theoretical results based on a twonode thermal network analysis, first the CPU case temperature in the desktop computer (Dell OptiPlex 3010; Intel Core i5-3470 Ivy Bridge 3.2GHz Quad-Core Processor) is measured with a Ktype thermocouple. The thermocouple is placed at the center of the CPU case for the CPU temperature measurement. As shown in Fig. 5 , the temperature of the CPU from the theoretical result is compared with the temperature obtained with hardware performance monitoring counters and the temperature measured with a thermocouple. The thermocouple measurements are similar to the hardware performance monitoring counter-based thermal trace measurements except for the early phase (times less than 100 seconds). The difference in the early phase could come from the difference of the stored heat energy (heat capacitance) since the temperature data of the thermal trace are collected directly from a DTS near the core, whereas the thermocouple is located on the case of the CPU. Therefore, a rapid temperature increase near the core could be realized [16, 17] . Also, the theoretical results do not consider the heat dissipation to the side and use only two nodes for the analysis, thus the theoretical CPU temperature may be a bit higher than the experimental results, which are collected from the thermal trace and thermocouple [16] . Moreover, when the temperature of the CPU case increases, the temperature of the heat sink is sustained around 30°C.
TEG Power Generation Validation
In addition, the power generation by the TEG (Tellurex, G2-30-0313, Bi2Te3, 30mm x 30mm in size, 3.3mm in thickness) is measured with a multimeter (Innova 3320) by changing the resistance with a resistance substitution box, as shown in Table  2 , to find the ideal load resistance for the maximum power output, since the TEG generates maximum power when the load resistance equals its internal resistance (resistance matching) [22] . We determine the maximum measured power generation of the TEG to be 73.4mW, which is obtained in our experimental environment when a 5 Ω resistance is used. However, the experimental results show a difference (~8%) compared to the theoretical results, as shown in Fig. 4 . The possible reason is that in order to obtain the maximum power output experimentally, the hot and cold side temperature should be uniformly sustained during the experiment [11, 19] . However, the temperature of both sides indicate a non-uniform heat distribution while running the 400.perlbench application based on Infrared (IR) measurements. Therefore, the rate of the thermoelectric energy conversion may be reduced [11] . In order to increase the conversion rate around this temperature range, liquid cooling instead of air (fan) cooling could be a solution to reduce the rate of extraneous heat dissipation through the air [13, 23, 24] . Moreover, the electrical and thermal losses likely also contribute to this discrepancy since, in reality, a perfect contact between layers (Fig. 2) is difficult to realize [11] .
Uncertainty Analysis
The T-type thermocouples are calibrated with an accuracy of 0.1% and the IR camera is calibrated with an accuracy of ± 1°C. Measured points in Fig. 5 and Table 3 represent the average values from five experimental runs. Also, the uncertainty is calculated assuming a 95% confidence level.
Benchmarks
To model a realistic computational load on the CPU, we run applications from the SPEC2006 CPU Benchmark Suite [19] that covers file compression, machine learning algorithms, optimization algorithms, etc., on the Dell Optiplex desktop machine. Table 3 shows the measured maximum CPU hot spot temperatures using hardware performance counters in the presence of a TEG. Also, for comparison, the CPU temperature without a TEG is included. In this study, we consider a commercially available TEG in both the theoretical analysis and experimental measurement to validate our theoretical method. Therefore, Tmax without a TEG and with a TEG shows a considerable difference due to the thermal resistance increase from the TEG. Further study should focus on reducing the temperature increase in the chip area near the TEGs as well as on optimizing the efficiency of waste heat harvesting in the presence of the TEGs. Therefore, for real applications, a TEG with less thickness could be used to obtain lower thermal resistance. In this paper, among the SPEC2006 CPU applications, we use 400.perlbench as an application example for temperature measurement validation and result analysis before we show the overall results for all applications in the benchmark suite.
SIMULATION OF TEC & TEG-BASED CPU
Since the non-uniform heat distribution in the CPU is one of the possible factors limiting the TEG power output, and hot spots on CPU cores are a critical problem for the performance of a device, we design a TEG-and TEC-based CPU to control the temperature of the hot spots and harvest the waste heat energy of the CPU simultaneously. First of all, we measure the CPU temperature distribution using an IR camera (FLIR P620, temperature resolution: ±1 °C and spatial resolution: 0.65mrad), as shown in Fig. 6 .
The hot spot temperature is about 30°C higher than the rest of the CPU. Therefore, in order to decrease the high temperature of the hot spots, we design four small-sized TECs on the CPU case for each core based on the hot spot images. Furthermore, we design thirteen thermoelectric generators (TEGs) to be placed on the rest of the CPU to convert waste heat energy into electricity, as shown in Fig. 7(c) . The criterion of divided area (each block) is decided by the average temperature difference of the CPU using thermocouples an IR image in Fig.  7 (a) and 7(b), respectively [26] . In Figure 7 (c), the TEC size in blue is 6.25 mm 2 and the TEG size in yellow is 25 mm 2 . Typically the four cores run at a higher temperature when compared to the rest of the on-chip memory structures. Therefore, we propose to place the TECs at the locations of the four cores in the model. From this design, we modify Eq. (8), which is described as [11] :
where i is a given partition and each unit i (TEC or TEG) includes Ni P/N leg pairs in contact with it [11] . Then, we calculate the power generation of the TEGs by applying the modified parameters such as area and temperature differences between the hot and cold sides in Eq. (9) . Finally, the total power output of the TEGs is obtained and is presented in Fig. 8 . The amount of power generation based on the TEGs in Fig. 7 (c) can be used for running the TECs to decrease CPU hot spot temperature. The power consumption of one TEC is calculated as [8] : where N is the number of P/N leg pairs, G the geometric factor (G equals to cross sectional area over thickness), k the thermal conductivity, Z the figure of merit (material efficiency), TC the cold-side temperature of the TEC, and TH the hot-side temperature of the TEC. As shown in Figure 9 , the overall power consumption of the TECs can be determined by the targeted temperature, which is between 65°C and 70°C for the maximum temperature range of one core in the CPU. Based on the targeted temperature, the time period for hot spot cooling in each SPEC2006 CPU benchmark is obtained. (10), and the overall power generation of the TEGs is calculated using Eq. (9). The results for the diverse set of SPEC2006 CPU applications are shown in Table 4 . As shown in Table 4 , the maximum power generation of the TEGs is a bit lower than the maximum required power for running the TECs. However, the TECs should not be operated at the beginning since the CPU temperature is relatively cool for hot spot cooling. In the meantime, the TEGs can generate power based on the temperature difference between hot and cold sides. Therefore, for all applications under study, the overall energy generation of the TEGs is greater than the energy consumption requirement of TECs for hot spot cooling (which maintains the temperature of hot spots at either 65°C or 70°C) as shown in Table 5 . Thus, if the power generated from the TEGs is fully delivered to the TECs for hot spot cooling, the overall power consumption in a computing device can be reduced.
DISCUSSION
The object of this research is to find a way to decrease hot spot temperatures and harvest CPU waste heat at the same time. As such, we design and theoretically analyze a CPU that includes both TEGs and TECs. The theoretical investigation indicates that even though the power generation of TEGs is small, this power could be transferred to the TECs for cooling the hot spots. Therefore, additional power for running the TECs would not be needed. However, the heat dissipation problem of unoccupied areas on the CPU case as shown in Fig. 7 (b) should be addressed using thermal paste or other thermally efficient materials.
For this study, we considered only commercially available TEGs and TECs, which have figures of merit around ZT = 1. However, if we use thermoelectric materials with a higher ZT value, e.g., ZT=3, the efficiency of the TEGs could be three times greater than the commercially available TEGs [3, 26, 27, 28] . Therefore, we could obtain more power generation from the TEGs and reduce the power consumption of the TECs. Recently, Yan et al. [29] also reported that periodic heating could increase the efficiency of a TEG. As a result, advanced materials and structures would improve the performance of the thermoelectric modules.
We confirm that the power generation of the TEGs can be employed for operating the TECs to reduce the CPU temperature. However, the final CPU temperature with the TEGs is much higher than without the TEGs because the large thermal resistance due to the thickness of the TEGs is introduced by the specific commercially off the shelf. Therefore, we should further optimize the thickness of the TEGs in particular to lower the increasing CPU temperature. We believe an optimized TEGs and TECs placement of processors can overcome temperature problems making the use of CPU spot cooling in attractive solution.
CONCLUSIONS
This paper has shown that a two-node thermal network is suitable for analyzing CPU temperature and TEG power generation in a computing device. Also, experimental measurement has validated the theoretical results within 8%. From the results, we can design TEGs and TECs-based CPUs for simultaneously decreasing hot spot temperature and harvesting CPU waste heat energy. The results indicate that the total energy generation of the TEGs is enough sufficient to operate the TECs to maintain the targeted CPU temperature, thus the overall power consumption in a computing device during operation could be reduced. As a result, hot spot cooling and waste heat harvesting using thermoelectric modules on a CPU with advanced design is a promising method to control the problem of heat generation and to reduce energy consumption in a computing device.
